Appl. No.: 10/631,84 Attorney Docket: ET01-010 Reply to Office action of April 6, 2005

An input buffer receiver comprising:

a buffer input portion for receiving an input signal, said buffer input portion comprising a bias node;

a large capacitor coupled between the bias node and a lower supply voltage for providing a coupling ratio between said large capacitor and a parasitic capacitor coupled between said bias node and a ground reference point is approximately equal to a unity value such that a biasing voltage at said biasing node follows said lower supply voltage to minimize effects of a ground noise signal between the lower supply voltage and the ground reference point; and

a buffer output portion in communication with the buffer input portion for producing an output signal.

- 2. The input buffer receiver of claim 1, wherein the buffer input portion which receives the input signal further comprises:
- a first transistor of a first conductivity type having a source node to which the lower supply voltage is applied, a gate node to which a reference voltage is applied, and a drain node at which the biasing voltage is developed;

Page 45 of 64

a second transistor of a second conductivity type having a drain node which is connected to the drain node of the first transistor, and a gate node at which the biasing voltage is developed, and a source node to which an upper supply voltage source is applied;

- a third transistor of the second conductivity type having a drain node, a gate node at which the biasing voltage is developed, and a source node to which the upper supply voltage source is applied;
- a fourth transistor of the first conductivity type having a source node to which the lower supply voltage is applied, a gate node to which the input signal is applied, and a drain node which is coupled to the drain of a fourth transistor and to an input node of the buffer output portion.
- The input buffer receiver of claim 2, wherein the first and fourth transistors are NMOS transistors, and the second and third transistors are PMOS transistors.
- The input buffer receiver of claim 2, wherein the large capacitor is connected between the sources of the first and fourth transistors of the

buffer input portion and the gate of the second transistor of the buffer input portion.

- The input buffer receiver of claim 2, wherein the gate of the second transistor is connected to its drain.
- The input buffer receiver of claim 2, wherein the gate of the second transistor is connected to the drain of the first transistor.
- 7. The input buffer receiver of claim 2, wherein the gate of the second transistor is connected to the gate of the third transistor.
- The input buffer receiver of claim 2, wherein the buffer output portion
 which produces the output signal comprises: a first inverter connected to
 the drain of the third transistor and the drain of the fourth transistor.
- The input buffer receiver of claim 2, wherein the third transistor and the fourth transistor activate and deactivate almost simultaneously as determined by said input signal to minimize the effects of ground noise on a delay jitter factor of said input buffer.
- 1 10. The input buffer receiver of claim 1, wherein the large capacitor charge couples the bias node of the input buffer receiver to the lower supply

Attorney Docket: ET01-010

Reply to Office action of April 6, 2005

voltage of the input buffer receiver and wherein a capacitance value of the large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

6 where:

- 7 CHC is the capacitance value of the large capacitor,
- 8 and

9

ì

Cp is the capacitance value of the parasitic capacitor.

- 1 11. The input buffer receiver of claim 1, wherein the capacitance value of the
 large capacitor is chosen to be very large with respect to a capacitance
 value of said parasitic capacitor and results in a quicker response time for
 the output signal.
 - 12. An integrated circuit formed on a substrate comprising:
- an input buffer receiver for receiving an input signal, said input

 buffer comprising:
- a buffer input portion for receiving the input signal, said

 buffer input portion comprising a bias node;

a large capacitor coupled between the bias node and a 6 lower supply voltage for providing a coupling ratio 7 between said large capacitor and a parasitic capacitor 8 coupled between said bias node and a ground 9 reference point is approximately equal to a unity value 10 such that a biasing voltage at said biasing node 11 follows said lower supply voltage to minimize effects 12 of a ground noise signal between the lower supply 13 voltage and the ground reference point; and 14 a buffer output portion in communication with the buffer 15 input portion for producing an output signal. 16

13. The integrated circuit of claim 12, wherein the buffer input portion of the input buffer receiver further comprises:

1

2

7

8

- a first transistor of a first conductivity type having a source node to
 which the lower supply voltage is applied, a gate node to which
 a reference voltage is applied, and a drain node at which the
 biasing voltage is developed;
 - a second transistor of a second conductivity type having a drain node which is connected to the drain node of the first transistor,

and a gate node at which the biasing voltage is developed, and 9 a source node to which an upper supply voltage source is 10 applied; 11 a third transistor of the second conductivity type having a drain 12 node, a gate node at which the biasing voltage is developed, 13 and a source node to which the upper supply voltage source is 14 applied; 15 a fourth transistor of the first conductivity type having a source node 16 to which the lower supply voltage is applied, a gate node to 17 which an input signal is applied, and a drain node which is 18 connected to the drain of a fourth transistor and to an input node 19 of the buffer output portion. 20 14. The integrated circuit of claim 13, wherein the first and fourth transistors 1 are NMOS transistors, and the second and third transistors are PMOS 2 transistors. 3

15. The integrated circuit of claim 13, wherein the large capacitor is connected between the sources of the first and fourth transistors of the buffer input portion and the gate of the second transistor of the buffer input portion.

1

2

3

1 16. The integrated circuit of claim 13, wherein the gate of the second transistor is connected to its drain.

- 1 17. The integrated circuit of claim 13, wherein the gate of the second transistor is connected to the drain of the first transistor.
- 1 18. The integrated circuit of claim 13, wherein the gate of the second transistor is connected to the gate of the third transistor.
- 1 19. The integrated circuit of claim 13, wherein the buffer output portion which
 2 produces said output signal comprises: a first inverter connected to the
 3 drain of the third transistor and the drain of the fourth transistor.
- The integrated circuit of claim 13, wherein the third transistor and the fourth transistor activate and deactivate almost simultaneously as determined by said input signal to minimize the effects of ground noise on a delay jitter factor of said input buffer.
- The integrated circuit of claim 12, wherein the large capacitor charge

 couples the bias node of the input buffer receiver to the lower supply

 voltage of the input buffer receiver and wherein a capacitance value of the

 large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp + CHC}} \approx 1$$

Page 51 of 64

Attorney Docket: ET01-010 Reply to Office action of April 6, 2005

6		where:
7		CHC is the capacitance value of the large capacitor,
9		Cp is the capacitance value of the parasitic capacitor
1	22.	The integrated circuit of claim 12, wherein the capacitance value of the
2		large capacitor is chosen to be very large with respect to a capacitance
3		value of said parasitic capacitor and results in a quicker response time for
4		the output signal.
1	23.	A method for minimizing effects of ground noise on an input buffer receiver comprising the steps of:
3		forming a buffer input portion for receiving an input signal on a substrate;
5		forming a bias node within said buffer input portion;
6		connecting a lower supply voltage to said buffer input portion;
7		forming a large capacitor coupled between the bias node and the
8		lower supply voltage for providing a coupling ratio between said
9		large capacitor and a parasitic capacitor coupled between said

10

11

bias node and a ground reference point is approximately equal

to a unity value such that a biasing voltage at said biasing node 11 follows said lower supply voltage to minimize effects of [[a]] said 12 ground noise between the lower supply voltage and the ground 13 reference point; and 14 forming a buffer output portion on said substrate in communication 15 with the buffer input portion for producing an output signal. 16 24. The method of claim 23, wherein forming the buffer input portion further 1 comprises the steps of: 2 forming a first transistor of a first conductivity type on said 3 substrate; 4 applying the lower supply voltage to a source node of the first 5 transistor; 6 applying a reference voltage to a gate node of the first transistor; 7 connecting a drain node of the first transistor to develop [[as]] a 8 biasing voltage at said drain node; 9 forming a second transistor of a second conductivity type on said 10

substrate;

Attorney Docket: ET01-010

Reply to Office action of April 6, 2005

connecting a drain node of the second transistor to the drain node 12 of the first transistor; 13 connecting a gate node of the second transistor to the drain node of 14 the first transistor for developing the biasing voltage; and 15 connecting a source node of the second transistor to an upper 16 supply voltage; 17 forming a third transistor of the second conductivity type on said 18 substrate; 19 connecting a gate node of the third transistor to the drain node of 20 the first transistor for developing the biasing voltage; 21 connecting a source node of the third transistor to the upper supply 22 voltage source; 23 forming a fourth transistor of the first conductivity type on said 24 substrate; 25 connecting a source node of the fourth transistor to the lower 26 supply voltage; 27

Attorney Docket: ET01-010
Reply to Office action of April 6, 2005

connecting a gate node of the fourth transistor to receive an input 28 signal; and 29 connecting a drain node of the fourth transistor to a drain node of 30 the third transistor and to an input node of the buffer output 31 portion. 32 25. The method of claim 24, wherein the first and fourth transistors are NMOS ١ transistors, and the second and third transistors are PMOS transistors. 2 26. The method of claim 24, wherein forming the large capacitor comprises 1 the step of: 2 connecting said large capacitor between the sources of the first and 3 fourth transistors of the buffer input portion and the gate of the 4 second transistor of the buffer input portion. 5 27. The method of claim 24, wherein forming the buffer input portion further 1 comprises the steps of: 2 connecting the gate of the second transistor to its drain. 3 28. The method of claim 24, wherein forming the buffer input portion further 1 comprises the steps of: 2

l

2

Attorney Docket: ET01-010

Reply to Office action of April 6, 2005

connecting the gate of the second transistor to the gate of the third transistor.

- 29. The method of claim 24, wherein forming the buffer output portion which produces the output signal comprises the step of:
- forming a first inverter on said substrate; and
- connecting an input of said first inverter to the drain of the third transistor and the drain of the fourth transistor.
- The method of claim 24, wherein the third transistor and the fourth
 transistor activate and deactivate almost simultaneously as determined by
 said input signal to minimize the effects of ground noise on a delay jitter
 factor of said input buffer.
- The method of claim 23, wherein the large capacitor charge couples the bias node of the input buffer receiver to the lower supply voltage of the input buffer receiver and wherein a capacitance value of the large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

6 where:

Attorney Docket: ET01-010
Reply to Office action of April 6, 2005

CHC is the capacitance value of the large capacitor, 7 and 8 **Cp** is the capacitance value of the parasitic capacitor. 9 32. The method of claim 23, wherein the capacitance value of the large 1 capacitor is chosen to be very large with respect to a capacitance value of 2 said parasitic capacitor and results in a quicker response time for the 3 output signal. 4 33. An apparatus for minimizing effects of ground noise on an input buffer 1 receiver, said apparatus comprising: 2 means for forming a buffer input portion for receiving an input signal 3 on a substrate; 4 means for forming a bias node within said buffer input portion; 5 means for connecting said a lower supply voltage to said buffer 6 input portion; 7 means for forming a large capacitor between the bias node and the 8 lower supply voltage for providing a coupling ratio between said 9 large capacitor and a parasitic capacitor coupled between said 10 bias node and a ground reference point is approximately equal 11

10

to a unity value such that a biasing voltage at said biasing node 12 follows said lower supply voltage to minimize effects of [[a]] said 13 ground noise between the lower supply voltage and the ground 14 reference point; and 15 means for forming a buffer output portion on said substrate in 16 communication with the buffer input portion for producing an 17 output signal. 18 34. The apparatus of claim 33, wherein forming the buffer input portion further 1 2 comprises: means for forming a first transistor of a first conductivity type on 3 said substrate; 4 means for applying the lower supply voltage to a source node of the 5 6 first transistor; means for applying a reference voltage to a gate node of the first 7 transistor; 8 means for connecting a drain node of the first transistor to develop 9

as biasing voltage at said drain node;

means for forming a second transistor of a second conductivity type 11 on said substrate; 12 means for connecting a drain node of the second transistor to the 13 drain node of the first transistor; 14 means for connecting a gate node of the second transistor to the 15 drain node of the first transistor for developing the biasing 16 voltage; and 17 means for connecting a source node of the second transistor to an 18 upper supply voltage; 19 20 means for forming a third transistor of the second conductivity type on said substrate; 21 means for connecting a gate node of the third transistor to the drain 22 node of the first transistor for developing the biasing voltage; 23 means for connecting a source node of the third transistor to the 24 upper supply voltage source; 25 means for forming a fourth transistor of the first conductivity type on 26 said substrate; 27

Attorney Docket: ET01-010

Reply to Office action of April 6, 2005

means for connecting a source node of the fourth transistor to the 28 lower supply voltage; 29 means for connecting a gate node of the fourth transistor to receive 30 [[an]] said input signal; and 31 32 connecting a drain node of the fourth transistor to a drain node of the third transistor and to an input of the buffer output portion. 33 35. The apparatus of claim 34, wherein the first and fourth transistors are 1 NMOS transistors, and the second and third transistors are PMOS 2 transistors. 3 36. The apparatus of claim 34, wherein means for forming the large capacitor I comprises: 2 means for connecting said large capacitor between the sources of 3 the first and fourth transistors of the buffer input portion and the 4 gate of the second transistor of the buffer input portion. 5 37. The apparatus of claim 34, wherein means for forming the buffer input 1 portion further comprises: 2 means for connecting the gate of the second transistor to its drain. 3

Appl. No.: 10/631,84 Attor Amdt. Dated: April 20, 2005 Repl

Attorney Docket: ET01-010
Reply to Office action of April 6, 2005

The apparatus of claim 34, wherein means for forming the buffer input portion further comprises the steps of:

means for connecting the gate of the second transistor to the gate
of the third transistor.

- The apparatus of claim 34, wherein means for forming the buffer output portion which produces said output signal comprises:
- means for forming a first inverter on said substrate; and
- means for connecting an input of said first inverter to the drain of the third transistor and the drain of the fourth transistor.
- The apparatus of claim 34, wherein the third transistor and the fourth transistor activate and deactivate almost simultaneously as determined by said input signal to minimize the effects of ground noise on a delay jitter factor of said input buffer.
- The apparatus of claim 33, wherein the large capacitor charge couples the bias node of the input buffer receiver to the lower supply voltage of the input buffer receiver and wherein a capacitance value of the large capacitor is selected by the formula:

Appl. No.: 10/631,84

Amdt. Dated: April 20, 2005

Attorney Docket: ET01-010

Reply to Office action of April 6, 2005

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

6 where:

7 CHC is the capacitance value of the large capacitor

8 CHC, and

9 **Cp** is the capacitance value of the parasitic capacitor

Cp.

10

42. The apparatus of claim 33, wherein the capacitance value of the large capacitor is chosen to be very large with respect to a capacitance value of said parasitic capacitor and results in a quicker response time for the output signal.